Applicant

: William F. Beausoleil, et al.

Appl. No. Examiner : 09/655,596 : Tuan A. Vu

Examiner Docket No.

: 706316-1203

## Am ndments to the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

- 1. (original): A method to allow data transfers between said module main memory unit and said work station as in claim 1 wherein said programmable sequence is repeated and said decoding and transferring steps are repeated with each repetition of said programmable sequence.
- 2. (original): A method to allow data transfers between said module main memory unit and said work station as in claim 2 wherein said programmable sequence is repeated and said decoding and transferring steps are repeated with each repetition of said programmable sequence.
- 3. (previously presented): In an emulation engine comprised of a plurality of modules, a work station, and a maintenance bus for transferring data between the work station and said modules, each of said modules including a plurality of module processors and a module main memory unit accessible for data transfers during an emulation by each of said plurality of processors, each of said processors having a control store to store a programmable sequence of emulation steps that define logic states for its processor, a method to allow data transfers between said module main memory unit and said work station without interrupting an in progress emulation, comprising:

compiling said programmable sequence of emulation steps to include, in at least one step, a blocking code that is decoded, when the step is read from the control store, as a disable command between the plurality of module processors and said module main memory;

decoding said blocking code and, in response thereto, blocking transfers between the plurality of module processors and said module main memory; and Applicant

: William F. Beausoleil, et al.

Appl. No. Examiner : 09/655,596 Tuan A. Vu

Docket No.

: 706316-1203

transferring data between said work station and said module main memory while transfers between the plurality of module processors and said module main memory are blocked.

4. (previously presented): A method to allow data transfers between said module main memory unit and said work station as in claim 1 further comprising unblocking transfers between the plurality of module processors and said module main memory when the decoding step is next in the sequence after said step that includes said blocking code.